Rafay Amir Khan
FAST
· 2026
·
22i-9861
Email
salarrafay1@gmail.com
Phone
+923379223677
GitHub
—
Academic
Program
Bachelor of Science (Electrical Engineering)
CGPA
—
Year
2026
Education
School of Engineering
Address
Reh-a-aman Road Newlalazar, Rawalpindi
DOB
—
Career
Current role
—
Target role
—
Skills
C++, Python, MATLAB, Assembly language, Verilog, ESP32, ATmega32, STM32, Modelsim, Proteus, Wire shark, Cisco Packet Tracer, Digital Logic Design, Team Work, Team Management, Communication Skills
Verbatim text
The exact text the LLM saw on the page (or the booklet text from the old import).
This is what powers semantic search.
Rafay Amir Khan Roll no. 22i-9861 I +923379223677 I salarrafay1@gmail.com Reh-a-aman Road Newlalazar, Rawalpindi. Linkedln: htt~s:L[www.linkedin.com[in[rafa)£amirL Education FAST - National University of Computer and Emerging Sciences, Islamabad. Bachelor of Science (Electrical Engineering) 2026 Major: !computer Engineering :cadet College Kallar Kahar, Chakwal 2022 F.SC (Pre-Engineering) :cadet College Kallar Kahar, Chakwal 2020 Matric (Science) Projects Final Year Proiect: AI Driven Digital Twin Empowered Intelligent Road Side Unit: Designed a solar-powered smart h affic system enabling emergency vehicle pre-emption and traffic analytics using YOLOv8 on Jetson Nano, with real- t ime sensor data synced to Firebase for configuring a Unity-based digital twin. Semester Proiects: LSTM based model for traffic flow prediction: Designed an LSTM-based time series model to predict traffic flow at an ·ntersect ion for the next hour. $tm32 based Sumo-bot implementation: Integrated line-following control with object detection to develop a sumo- bot capable of detecting and pushing opponents beyond the arena boundary. ~tmega32 based Prayer clock system: Interfaced an LCD and keypad with ATmega32 and utilized on-chip timers to kJevelop a prayer clock system using assembly language. Implementation of 4 bit RISC-V based processor: Designed and simulated a RISC-V processor with custom inst ructions and status flags using Verilog. Design a Transmitter and a super heterodyne receiver: Designed and implemented a signal transmission syst em with )nulti-frequency t ransmission, channel noise modeling, and a single super heterodyne receiver for signal recovery. Work Experience Research Assistant - Smart Technologies and Applied Intelligence Research (STAIRS) Lab: June 2025 - Aug 2025 Contributed to multiple research-driven projects involving computer vision applications and edge AI deployment. Embedded systems intern - Electric Eye Technologies (NICAT): June 2024 -July 2024 Implemented a motorbike security system using ESP32, integrating fingerprint authentication and GPS-based location updates. 'Skills & Tools Professional Skills Jeam Work, Team Management, Communication Skills. Jechnical Skills ~ ++, Python, MATLAB, Assembly language, Verilog, ESP32, ATmega32, STM32, Modelsim, Proteus, Wire shark, Cisco Packet Tracer, Digital Logic Design !Achievements Rector's List of Honors: Awarded for academic excellence in Spring 2023, Fall 2023, Spring 2024, Fall 2024, Fall 2025 Dean's List of Honors: Recognized for outstanding academic performance in Spring 2025 Trainings I Certification Hands on Workshop on scient ific computing using GPU's Hands on Workshop on TINY Machine Learning Data Analysis with python - Certification Introduction to programming wit h MATLAB 'Activities/ lnterestes Head Team Engineering Press 2025 Basketball Team Player - FAST University FAST NUCES ISLAMABAD CAMPUS
Provenance
Source file: FAST School of Engineering - Graduate Directory 2026.pdfFrom job #392 page 43
Created: 1778490552