Hamza Ahmad
NUST
· 2026
Email
hamza.ahmad.cn@gmail.com
Phone
923420222728
GitHub
—
Academic
Program
B.E. Electrical Engineering
CGPA
3.7
Year
2026
Education
SEECS
Address
Islamabad, Pakistan
DOB
—
Career
Current role
—
Target role
—
Skills
Computer Architecture, Digital Design, FPGA-based Systems, AI-assisted Hardware Verification, SystemVerilog, Verilog, RTL Design, Embedded Systems, ML/DL, OpenFPGA toolchain, AMD Vivado, Cadence Xcelium, JTAG interface, C#, Unity
Verbatim text
The exact text the LLM saw on the page (or the booklet text from the old import).
This is what powers semantic search.
Hamza Ahmad Cell: 923420222728 | Email: hamza.ahmad.cn@gmail.com LinkedIn: https://www.linkedin.com/in/-hamza-ahmad-/ Address: Flat C-5/1 MRIII, Naval Residential Complex (NRC) , Sector e-8 , Islamabad , Pakistan PROFESSIONAL PROFILE Motivated Electrical Engineering undergraduate with strong foundations in computer architecture, digital design, FPGA-based systems, and AI-assisted hardware verification. Experienced in hands-on hardware/software development through multiple internships and projects. Skilled in SystemVerilog, Verilog, RTL design, embedded systems, and ML/DL, with a proven track record of delivering technically rigorous projects. Adaptable, detail-oriented, and driven to apply innovative solutions in advanced digital systems and semiconductor environments. EDUCATION B.E. Electrical Engineering School of Electrical Engineering and Computer Science(SEECS) , Islamabad , 3.70 (2026) INTERNSHIP EXPERIENCE National Electronics Complex Of Pakistan (NECOP) 24-Jun-2025 - 23-Sep-2025 • Conducted research and literature review on indigenous FPGA architectures and development flows, gaining hands-on experience with the OpenFPGA toolchain. • Designed, simulated, and debugged 250+ digital circuits using Verilog/SystemVerilog, leveraging AMD Vivado and Cadence Xcelium, subsequently generating configuration bitstreams for hardware testing. • Analyzed FPGA netlists and architectural constraints to investigate and resolve configuration and bitstream mismatches. • Designed and implemented an RTL-based JTAG interface from scratch; simulated, integrated, and validated it within the top-level FPGA design in Vivado. • Worked closely with verification teams to validate FPGA designs and improve design–verification integration workflows. Pakistan Ministry of Railways 29-Jul-2024 - 12-Aug-2024 • Gained practical exposure to electrical subsystems in diesel-electric train engines, including control panels, power distribution, and engine room operations. • Observed maintenance, testing, and fault diagnosis procedures across multiple departments, developing an understanding of large-scale electrical systems and operational constraints. M-Labs (Mindstorm Studios) 07-Jun-2024 - 12-Aug-2024 • Contributed to a small team-based software development project using C# within the Unity environment, gaining experience in collaborative development workflows and rapid prototyping. Systems Limited 19-Jun-2023 - 25-Jul-2023 • Supported internal IT operations by configuring and maintaining employee workstations and resolving day-to-day technical issues in a corporate environment. Eden College 01-Jun-2022 - 01-Jun-2023 • Assisted with grading and small-group tutoring for pre-university physics courses. FINAL YEAR PROJECT VeriLLM: LLM-Accelerated UVM Testbench Development
AI enrichment
Hamza Ahmad is a final-year Electrical Engineering undergraduate with a 3.7 CGPA, specializing in digital design, FPGA development, and hardware verification. He possesses practical experience in SystemVerilog, Verilog, and RTL design gained through internships at NECOP and M-Labs, alongside a final year project focused on LLM-accelerated UVM testbenches.
Skills (AI)
["SystemVerilog", "Verilog", "RTL Design", "FPGA Development", "AMD Vivado", "Cadence Xcelium", "UVM", "JTAG Interface Design", "C#", "Unity", "Embedded Systems", "Hardware Verification"]
Status: ai_done
Provenance
Source file: SEECS - Electrical Engineering-2026.pdfFrom job #259 page 97
Created: 1778168427