← Back to cohort

Muhammad Dawood Arslan

NUST · 2026 · 429508
Email
marslan.bee22seecs@seecs.edu.pk
Phone
923233666388
LinkedIn
https://www.linkedin.com/in/muhammad-dawood-arsalan-284459137
GitHub

Academic

Program
CGPA
2.59
Year
2026
Education
BEE SEECS , islamabad , 2.6 (2026)
Address
245-J, Phase-1, DHA, Lahore Cantt , Riyadh , Pakistan
DOB

Career

Current role
Target role
Skills
PROFESSIONAL PROFILE A fledgling Electrical engineer with an interest in chip design and 3D printing/modeling.Most of my professional experience leans towards chip deign and hardware oriented roles, however i have plenty of experience with software based projects as well. EDUCATION BEE SEECS , islamabad , 2.6 (2026) INTERNSHIP EXPERIENCE Nust Chip Design Center (NCDC) 18-Feb-2025 - 22-May-2026 Completed a 6-month training period during which concepts such as C programming, Digital logic design and Computer Architecture were covered. Some of the highlight projects were the Huffman encoder/decoder made using C and the 5-stage pipelined RISC-V processor. Exams and evaluations were held at the end of each module. Currently working on my FYP under them. ESDAC Lab (Seecs) 17-Jun-2024 - 30-Aug-2024 Remotely worked on understanding a non-uniform laser measuring algorithm and then worked on porting it from Matlab to C for real time applications. Also worked with the DE1-SOC to understand how to use and implement embedded Linux on it. Code for Pakistan (paid volunteer) 01-Oct-2024 - 01-Jan-2025 Consulted regarding hardware implementation of an electronic voting machine (EVM). Aided in recommending and interfacing required hardware with the EVM, a raspberry pi 4 was used. FINAL YEAR PROJECT ASIC design of AES Rijndael implementing AES- 128 with support for 128,192 and 256 bit keys. This project will support an AXI4-Lite and Avalon interface. The project will encompass the entire chip design pipeline from RTL -> UVM -> GDSII. TECHNICAL EXPERTISE Verilog/System verilog -Designed a 5-stage pipelined RISC-V processor -Designed SPI support for the RISC-V processor -Implemented and designed an AES 128/192/256 processor -implemented and designed an AXI4 Lite slave interface for the AES processor -various minor projects involving Verilog/system Verilog for semester labs/proje ... 3D modeling/printing -debugging and assembling my personal Creality Ender 3 Pro 3D printer. -Experience with AutoCAD and FreeCAD. -Experience with Cura. -Designed and printed a hand prosthetic prototype from scratch Arduino/ESP32/ATmega16A

AI enrichment

A fledgling Electrical engineer with an interest in chip design and 3D printing/modeling.Most of my professional experience leans towards chip deign and hardware oriented roles, however i have plenty of experience with software based projects as well.
Status: ai_done
Provenance
Source file:
Created: 1777448793